cv
Please view the Publications page for my academic contributions.
Basics
Name | Akhil Raj Baranwal |
Label | Graduate Researcher |
akhil_baranwal@sfu.ca | |
Url | https://thecurryspice.github.io/folio/ |
Summary | Jack of some trades. Loves to make. |
Work
-
2023.09 - Present Research Assistant
HiAccel Lab
ARAs, HLS, Compilers
- Characterization of Accelerator-Rich Architectures (ARAs) and associated EDA
- High-Level Synthesis (HLS) frameworks for datacentre-scale FPGAs
-
2022.08 - 2023.06 Design Engineer
Imagination Technologies
RTL Design
- Development of uncore components for RISC-V based in-order automotive CPUs
-
2020.08 - 2022.08 SoC Verification Engineer
Micron Technology
UFS 4.0; Performance FW
- Verification of host-interface in UFS 4.0 storage controller SoCs
- HAL development for use by FW teams
- Brief post-silicon validation and high-performance baremetal datapath programming
Engagements
-
2024.05 - 2024.12 Teaching Assistant
Faculty of Applied Sciences
- ENSC254 - Computer Organisation and Architecture
- ENSC453 - Programming for Heterogeneous Computing Systems
Education
-
2023.09 - Present Burnaby, Canada
-
2016.08 - 2020.07 Hyderabad, India
Languages
Hindi | |
Native speaker |
English | |
Fluent |